This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from f6bca888663 LoongArch: Redundant sign extension instruction optimization. new 94e605a8080 RISC-V: RISC-V: Combine vec_duplicate + vwmaccu.vv to vwmac [...] new a747e40fa03 RISC-V: Add test for vec_duplicate + vwmaccu.vv combine wit [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/config/riscv/autovec-opt.md | 25 ++++++++++ gcc/config/riscv/vector.md | 50 ++++++++++++++++++++ .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-1-u64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-2-u64.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u16.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u32.c | 2 + .../gcc.target/riscv/rvv/autovec/vx_vf/vx-3-u64.c | 2 + ...x_vwaddu-run-1-u64.c => vx_vwmaccu-run-1-u64.c} | 6 +-- .../gcc.target/riscv/rvv/autovec/vx_vf/vx_widen.h | 21 +++++++++ .../riscv/rvv/autovec/vx_vf/vx_widen_data.h | 54 ++++++++++++++++++++++ 14 files changed, 171 insertions(+), 3 deletions(-) copy gcc/testsuite/gcc.target/riscv/rvv/autovec/vx_vf/{vx_vwaddu-run-1-u64.c => vx [...]