This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository gcc.
from e07eaf92e3c aarch64: Update target checks for sme2 fp8 new 1f372a29808 ipa-cp: Fix ipa-bit-cp test for recipient_only lattices new 27b80757866 aarch64: Add tests checking use of arm_sve.h et al in a pch [...]
The 2 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: gcc/ipa-cp.cc | 2 +- gcc/testsuite/gcc.dg/ipa/pr123543.c | 14 +++++++++++ .../aarch64/{simd/simd.exp => pch/aarch64-pch.exp} | 29 ++++++++++++++-------- .../gcc.target/aarch64/pch/pch_arm_acle.c | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_acle.hs | 2 ++ .../aarch64/pch/pch_arm_acle_include_post.c | 7 ++++++ .../aarch64/pch/pch_arm_acle_include_post.hs | 2 ++ .../gcc.target/aarch64/pch/pch_arm_multiple.c | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_multiple.hs | 6 +++++ .../aarch64/pch/pch_arm_multiple_include_post.c | 11 ++++++++ .../aarch64/pch/pch_arm_multiple_include_post.hs | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_neon.c | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_neon.hs | 2 ++ .../aarch64/pch/pch_arm_neon_include_post.c | 7 ++++++ .../aarch64/pch/pch_arm_neon_include_post.hs | 2 ++ .../aarch64/pch/pch_arm_neon_sve_bridge.c | 6 +++++ .../aarch64/pch/pch_arm_neon_sve_bridge.hs | 2 ++ .../pch/pch_arm_neon_sve_bridge_include_post.c | 7 ++++++ .../pch/pch_arm_neon_sve_bridge_include_post.hs | 2 ++ gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sme.c | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_sme.hs | 2 ++ .../aarch64/pch/pch_arm_sme_include_post.c | 7 ++++++ .../aarch64/pch/pch_arm_sme_include_post.hs | 2 ++ gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sve.c | 6 +++++ .../gcc.target/aarch64/pch/pch_arm_sve.hs | 2 ++ .../aarch64/pch/pch_arm_sve_include_post.c | 7 ++++++ .../aarch64/pch/pch_arm_sve_include_post.hs | 2 ++ 27 files changed, 147 insertions(+), 12 deletions(-) create mode 100644 gcc/testsuite/gcc.dg/ipa/pr123543.c copy gcc/testsuite/gcc.target/aarch64/{simd/simd.exp => pch/aarch64-pch.exp} (57%) create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_acle.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_acle.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_acle_include_post.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_acle_include_post.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_multiple.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_multiple.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_multiple_include_post.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_multiple_include_post.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_include_post.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_include_post.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_sve_bridge.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_sve_bridge.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_sve_bridge_in [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_neon_sve_bridge_in [...] create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sme.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sme.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sme_include_post.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sme_include_post.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sve.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sve.hs create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sve_include_post.c create mode 100644 gcc/testsuite/gcc.target/aarch64/pch/pch_arm_sve_include_post.hs