This is an automated email from the git hooks/post-receive script.
unknown user pushed a change to branch master in repository glibc.
from eb03df5404 i386: Fix fmod/fmodf/remainder/remainderf for gcc-12 new bd0a3526cc benchtests: Add benchtests for rsqrtf new 09d85861f1 benchtests: Add benchtests for rsqrt new e2b00d59eb aarch64: Implement AdvSIMD and SVE rsqrt(f) routines
The 3 revisions listed above as "new" are entirely new to this repository and will be described in separate emails. The revisions listed as "adds" were already present in the repository and have only been added to this reference.
Summary of changes: benchtests/libmvec/{log10-inputs => rsqrt-inputs} | 0 .../libmvec/{log10f-inputs => rsqrtf-inputs} | 0 bits/libm-simd-decl-stubs.h | 11 +++ math/bits/mathcalls.h | 2 +- sysdeps/aarch64/fpu/Makefile | 1 + sysdeps/aarch64/fpu/Versions | 5 ++ sysdeps/aarch64/fpu/advsimd_f32_protos.h | 1 + sysdeps/aarch64/fpu/bits/math-vector.h | 8 +++ sysdeps/aarch64/fpu/finclude/math-vector-fortran.h | 2 + sysdeps/aarch64/fpu/rsqrt_advsimd.c | 84 ++++++++++++++++++++++ sysdeps/aarch64/fpu/rsqrt_sve.c | 83 +++++++++++++++++++++ sysdeps/aarch64/fpu/rsqrtf_advsimd.c | 82 +++++++++++++++++++++ sysdeps/aarch64/fpu/rsqrtf_sve.c | 79 ++++++++++++++++++++ sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c | 1 + sysdeps/aarch64/fpu/test-double-sve-wrappers.c | 1 + sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c | 1 + sysdeps/aarch64/fpu/test-float-sve-wrappers.c | 1 + sysdeps/unix/sysv/linux/aarch64/libmvec.abilist | 5 ++ 18 files changed, 366 insertions(+), 1 deletion(-) copy benchtests/libmvec/{log10-inputs => rsqrt-inputs} (100%) copy benchtests/libmvec/{log10f-inputs => rsqrtf-inputs} (100%) create mode 100644 sysdeps/aarch64/fpu/rsqrt_advsimd.c create mode 100644 sysdeps/aarch64/fpu/rsqrt_sve.c create mode 100644 sysdeps/aarch64/fpu/rsqrtf_advsimd.c create mode 100644 sysdeps/aarch64/fpu/rsqrtf_sve.c